Skip to content

Issues: FPGA-Research/FABulous

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

26 Open 69 Closed
26 Open 69 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Document legacy bitstream generation
#323 opened Feb 12, 2025 by mole99
Add CLI option to pass a list of FABulous commands directly from shell enhancement New feature or request
#319 opened Feb 7, 2025 by EverythingElseWasAlreadyTaken
CI not catching failures reliably bug Something isn't working testing Integration and testing related
#318 opened Feb 6, 2025 by IAmMarcelJung
2
Replace VHDL bel parser with GHDL-Yosys plugin enhancement New feature or request good first issue Good for newcomers
#310 opened Jan 30, 2025 by EverythingElseWasAlreadyTaken
Shell is entered instead of throwing an error when the script file is an existing directory bug Something isn't working
#302 opened Jan 25, 2025 by IAmMarcelJung
@KelvinChung2000
2
Special handling of first and last row of fabric bug Something isn't working
#297 opened Jan 24, 2025 by mole99
1
Switch from CSV to YAML enhancement New feature or request
#295 opened Jan 24, 2025 by mole99
2
Separate file parsing from object creation enhancement New feature or request
#294 opened Jan 24, 2025 by mole99
4
Use fabric name for fabric module enhancement New feature or request
#289 opened Jan 23, 2025 by mole99
1
Support PCF for I/Os enhancement New feature or request
#287 opened Jan 23, 2025 by mole99
4
Full support for bit vectors in User BELs enhancement New feature or request
#283 opened Jan 23, 2025 by mole99
2
GL simulation failing
#252 opened Nov 21, 2024 by mole99
5
Difference in bitstream generation between master and dev branch
#245 opened Oct 29, 2024 by IAmMarcelJung
7
Dependency Revaluation
#236 opened Oct 2, 2024 by mole99
7
LocalWriteStrobe output from eFPGA_Config
#206 opened Jul 3, 2024 by RobB720
2
Configuration FrameStrobe Widths
#168 opened Apr 25, 2024 by RobB720
4
One-hot Mux Implementation
#166 opened Mar 5, 2024 by RobB720
5
Missing configuration for CPU_IO
#160 opened Feb 21, 2024 by mole99
2
Orientations of basic tiles
#157 opened Feb 19, 2024 by mole99
4
Improve CI testing Integration and testing related
#156 opened Feb 19, 2024 by mole99
6 tasks
Merge Verilog and VHDL project templates
#155 opened Feb 17, 2024 by mole99
4
VHDL generation broken
#153 opened Feb 17, 2024 by mole99
Workflow fail silently
#147 opened Feb 2, 2024 by KelvinChung2000
2
"eFPGA_top" parameters for larger fabric
#142 opened Dec 10, 2023 by anudeepdharavathu
4
FABulous with verilator
#100 opened Apr 18, 2023 by anudeepdharavathu
1
ProTip! Find all open issues with in progress development work with linked:pr.