Popular repositories Loading

1. vck5000_vivado_ulp vck5000_vivado_ulp Public

   An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000

   Tcl 8 4

2. spades spades Public

   Verilog 3

3. vtr7 vtr7 Public

   CS267-SP18 Class Project at UCB

   C

4. firrtl firrtl Public

   Forked from chipsalliance/firrtl

   Flexible Intermediate Representation for RTL

   Scala

5. chisel3 chisel3 Public

   Forked from chipsalliance/chisel

   Chisel 3

   Scala

6. mlir-aie mlir-aie Public

   Forked from Xilinx/mlir-aie

   An MLIR-based toolchain for Xilinx Versal AIEngine-based devices.

   C++ 1