Skip to content
View leoechevarria's full-sized avatar
🎾
🎾

Block or report leoechevarria

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. readme-chess readme-chess Public template

    Forked from marcizhu/readme-chess

    ♟️ Play Multiplayer Chess in a README file!

    Python

  2. verilog-axis verilog-axis Public

    Forked from alexforencich/verilog-axis

    Verilog AXI stream components for FPGA implementation

    Python

  3. RALBot-header RALBot-header Public

    Forked from Julian-DD/RALBot-header

    🪲Generate C/Verilog header file from compiled SystemRDL input

    Python

  4. fusesoc fusesoc Public

    Forked from olofk/fusesoc

    Package manager and build abstraction tool for FPGA/ASIC development

    Python

  5. chisel-tutorial chisel-tutorial Public

    Forked from ucb-bar/chisel-tutorial

    chisel tutorial exercises and answers

    Scala

  6. leoechevarria.github.io leoechevarria.github.io Public