Skip to content
View Julian-DD's full-sized avatar

Block or report Julian-DD

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. PyCT PyCT Public

    Forked from pr41n/PyCT

  2. RALBot-header RALBot-header Public

    Forked from zhajio1988/RALBot-header

    🪲Generate C/Verilog header file from compiled SystemRDL input

    Python 1

  3. verilog-axis verilog-axis Public

    Forked from alexforencich/verilog-axis

    Verilog AXI stream components for FPGA implementation

    Python