A dual-core pipeline CPU prototype with cache hierarchy written in Verilog It has 3 saved points. Pipeline Cache (built on pipeline) Multicores (built on cache)